Abstract-This paper describes a methodology for extracting and verifying the high-frequency model parameters of the HICUM L0 and L2 models of a silicon-germanium HBT from device and circuit measurements in the 110-325-GHz range. For the first time, the non-quasi-static effects, missing in the HICUM/L0 model, are found to be essential in accurately capturing the frequency dependence of the transistor maximum available power gain beyond the inflection frequency for unconditional stability. Furthermore, it is demonstrated that the optimal partitioning of the area and periphery components of the junction base-emitter, base-collector, and collector-substrate capacitances, and of the internal and external base and collector resistances can only be determined from -parameter measurements beyond 200 GHz. The extracted models are validated on state-of-the-art linear and nonlinear circuits (amplifier, voltage-controlled oscillator (VCO), and VCO + divider chain) operating at frequencies as high as 240 GHz.
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Technology for Transceiver Applications in the 100-300-GHz Range Fig. 1 . HBT small-signal equivalent circuit required at the upper millimeterwave frequencies.
until now, the accuracy of HBT compact models has not been verified at frequencies above 170 GHz [2] . The most difficult challenges facing compact modeling of SiGe and InP HBTs in the -band (110-170 GHz), -band (140-220 GHz) and -band (220-325 GHz) are: 1) on-wafer -parameter measurement and de-embedding uncertainty above 110 GHz [2] and 2) the validity of the small-signal equivalent circuit ( Fig. 1 ) at frequencies beyond 110 GHz. From the point of view of small-signal behavior, each diode in Fig. 1 represents a bias-dependent capacitance in parallel with a bias-dependent junction resistance. All three junctions (base-emitter, base-collector, and collector-substrate) are described by area (subscript ) and periphery (subscript ) components. The collector resistance is broken into internal ( ) and external ( ) components, and non-quasi-static (NQS) effects are described by the capacitor across the internal base resistance , and by the transconductance delay .
In order to accurately model these devices, de-embedded -parameter data must be acquired and extraction procedures for HBT model parameters must be validated in the same range of very high frequencies. Because inductances of a few picohenrys can have a sizable impact at 200 GHz, the accurate evaluation and de-embedding of the parasitic elements of the wiring stack surrounding the intrinsic device has become very important [2] .
One of the most successful compact models for bipolar transistors is the HICUM model. In its most complex Level2 (L2) version, this model addresses high current, NQS, self-heating, and avalanche breakdown, but currently lacks a transconductance delay parameter and the internal collector resistance .
In the last few years, a new HICUM/L0 model has been developed [3] . Compared to L2, the HICUM/L0 version employs a simpler lumped element equivalent circuit, a simplified set of equations, and ignores NQS effects. Although the HICUM/L0 model presents some deficiencies in describing the HBT at very high current injection beyond two times the peakcurrent density,
, that region is rarely used in circuit design. As a result, HICUM/L0 is expected to provide adequate accuracy, including self-heating, while requiring a significantly reduced set of model parameters and simulation time. One of the goals of this paper is to confirm or invalidate this expectation.
After an experimental investigation of the best calibration and de-embedding methods for on-wafer silicon transistor measurements up to 325 GHz, this paper presents a single-transistor extraction methodology of the HICUM/L0 model for an experimental SiGe HBT process with 280/400 GHz . The accuracy of the L0 model is contrasted with that of the HICUM/L2 version at the transistor and circuit level and is found to be lacking at frequencies beyond 100 GHz. It is believed that this marks the first time that a semiconductor device model was verified at -, -, and -band, demonstrating good agreement between measurements and simulations.
II. CALIBRATION AND DE-EMBEDDING UP TO 325 GHz
Calibration and de-embedding are critical and necessary steps to achieve precise on-wafer -parameter measurements. If the test structures are carefully designed [2] , both LRRM and TRL first-tier calibrations, followed by either transmission-line or OPEN-SHORT de-embedding, have recently been shown to provide "device modeling grade" -parameters for silicon devices from dc to 170 GHz [2] . However, the suitability of these techniques beyond 170 GHz has not yet been established.
Figs. 2 and 3 illustrate the measured characteristic impedance and effective permittivity and attenuation, respectively, for a 3.2-mm long nominally 50-coplanar-waveguide transmission line fabricated on a commercial alumina impedance standard substrate (ISS) obtained after line-reflect-reflect-match (LRRM) and thru-reflect-line (TRL) calibrations on the same ISS. Remarkably, throughout the -band, the permittivity and attenuation are identical for the two calibration methods. A difference of less than 2% appears between the characteristic impedance values and can be attributed to the fact that, in the TRL calibration, the absolute value of the line impedance is unknown until corrected based on some reference impedance, e.g., the laser-trimmed 50-load on the ISS used in the LRRM calibration. An important observation that can be made from Fig. 3 is that the attenuation of the transmission line on the commercial alumina ISS increases from 2.1 dB/mm at 220 GHz to 5 dB/mm at 325 GHz. These values are comparable to those measured on microstrip lines fabricated in the silicon back-end-of-line (BEOL). They suggest that the use of microstrip matching networks should be avoided in -and -band circuits.
Since the -parameters measurements collected with an LRRM calibration require no further correction, the following calibration and de-embedding procedures were applied throughout the rest of the paper. First, an LRRM calibration is performed on the commercial ISS. Next, a transmission-line de-embedding step [4] , using microstrip lines fabricated on the silicon wafer, is applied to remove the pad and interconnect parasitics up to the device edge in metal 6 (M6 is the uppermost metal in the back-end). This leaves in place all the wiring stack above the device, up to M6. Optionally, a subsequent OPEN-SHORT de-embedding step is finally applied using a local M6-M2 OPEN and a local SHORT from M6 to ground to remove the impact of the wiring stack on top of the HBT between M6 and M2. M1 is not de-embedded. Full-color cross sections of the BEOL and 3-D layout views of the wiring stack on the transistor test structures and of the OPEN and SHORT de-embedding dummy structures can be found in [2] . Although the SiGe HBTs described in this paper are from a faster process run than those in [2] , the BEOL, transistor test structure layout, and de-embedding structures are identical.
This two-step de-embedding technique allows to accurately predict the performance of the fully wired HBT, as well as to remove the metal stack down to and including M2, as needed for device modeling purposes. The contribution of the M2-M6 metals and vias is thus precisely quantified in an effort to understand the need for L-R-C extraction at the device level in future -, , and -band circuits.
An alternate de-embedding approach, where the LRRM calibration on the ISSS is followed by a conventional OPEN-SHORT de-embedding was also investigated. For the remainder of this paper, we will call this technique: global OPEN-SHORT de-embedding to distinguish it from the t-line de-embedding followed by local OPEN-SHORT de-embedding. The global OPEN and global SHORT both include the pad and the interconnect from the pads to the device down to metal 6 and metal 2, respectively [2] . , and . The impact of 5 pH of base and collector inductances and of a 0.5-pH inductance placed between the emitter and ground on maximum available power gain (MAG) and is simulated in Fig. 6 . As can be seen, the inductance of the wiring stack increases and by up to 10% at very high frequencies while MAG remains practically unchanged.
The simulations are confirmed by the experimental data in Fig. 7 . The measured and characteristics are shown for several bias points of the HBT at V, and varying in 15 mV steps from 750 to 960 mV. The global OPEN-SHORT de-embedding method [2] removes the pads, interconnect between pads, and the device, as well as the inductance associated with the wiring stack above the HBT between , and (c) -band measured , extrapolated with a 20-dB/decade slope from at every frequency point. The 120 nm 4.5 m HBT is biased at V, mV to 960 mV in 15-mV steps.
III. SINGLE-TRANSISTOR HICUM LO EXTRACTION STRATEGY
To minimize the interdependency of the extracted parameters, the following step-by-step parameter-extraction sequence was applied:
1) junction capacitances and substrate network; 2) parasitic resistances: , , , ; 3) low and moderate dc current and breakdown parameters; 4) transit time parameters; 5) critical currents; 6) transit time parameters at high injection; 7) thermal resistance; 8) high injection current parameters. The extraction methodology was first tested on simulated data generated using the HICUM/L0 model. Next the HICUM/L0 parameters of a 120 nm 4.5 m CBEBC SiGe HBT were extracted from dc and -parameter measurements in the 0.1-60-and 110-170-GHz frequency range. Later, measurements in the 220-325-GHz range were employed to fine tune the splitting of the base resistance and of the junction capacitances in area and periphery components to better match , , and the -parameters as a function of frequency up to 325 GHz. Version 1.2 of the HICUM/L0 model and HSPICE were used in all simulations.
A. Junction Capacitances and Substrate Network
These were extracted under "cold" V bias conditions. Consequently, the small-signal equivalent circuit in Fig. 1 reduces to that shown in Fig. 8 .
The base-emitter and base-collector capacitances were extracted from , , respectively. As can be seen from Fig. 9 , either low-frequency or -band data can be used, although shows a slight increase with frequency in the -band.
In contrast, because the substrate network consists of the and in parallel, connected in series with the collector-substrate diode, the collector-substrate capacitance,
, and the components of the substrate network require both low-and high-frequency measurements. Fig. 10 shows that can be extrapolated from at frequencies below 500 MHz. Once is known, can be obtained from the same plot at high enough frequencies, Fig. 10 . Extraction of the collector-substrate capacitance and of from low-and high-frequency data for a 120 nm 5 m SiGe HBT (measurements using different test structures: STMicroelectronics, Crolles, France). in the -or -bands, where the substrate network can be approximated by the series combination of and . Similarly, as illustrated in Fig. 11 , the substrate resistance can be obtained from at low frequencies when the collector-substrate diode is biased at 0.5 V to minimize the contribution of .
B. Parasitic Resistances
First, is extracted from the intercept of versus (Fig. 12) under typical forward bias conditions, either from low frequency or from -band data, only at low (0.5 V) to avoid self-heating effects [4] (1) was also obtained at large forward bias of the base-emitter junction with an open collector from according to the Johansen method [5] . Again, either low-frequency or -band -parameter data can be employed. The two values are within 18% (Fig. 13) . Under the same bias conditions, was extrapolated from at low or high frequencies [5] , as shown in Figs. 14 and 15 .
Finally, Fig. 16 illustrates how the bias-independent part of is determined from at -band under the same open collector bias condition as in the extraction [5] . A somewhat larger and bias-dependent value is obtained from at -band under nominal forward bias conditions.
can be estimated from the same set of data at low current densities and low frequency. Aside from this strategy, has been used to implement the so-called circle method (Fig. 17) [6], [7] , which, along with fitting , Mason's , and at -and -bands, has helped in optimizing and to fine tune the optimal splitting between and , and . This approach is necessary in the absence of tetrode test structures [8] , [9] , which were not available in this fabrication run. 
C. Low and Moderate Current Parameters
The model parameters for the collector and base currents at low and medium injection levels, and the avalanche breakdown parameters, were extracted next (Fig. 18) .
The thermal resistance was obtained from the relative change in in the output characteristics (Fig. 19) as a function of . Note the strong self-heating effect C apparent in the negative slope of the output characteristics making the model parameter extraction particularly challenging. 
D. Transit Time Parameters
Finally, the transit time and transfer current parameters at high injection were extracted from versus and versus measured data and Gummel plot at large injection levels.
data conducted throughout the -band were used to extrapolate because the slope of remains approximately constant at 20 dB/decade in this range. As can be seen in Fig. 20 , it is relatively easy to obtain excellent agreement between the measured and simulated versus characteristics for values as low as 0.5 V and as high as 1.5 V (close to ). Since the HICUM/L0 model has a simplified lumped equivalent circuit for the base-collector region, and since the exact geometrical dimensions of the internal and external base-collector regions are unknown, the accurate partition of the base-collector capacitance and base resistance was obtained by fine tuning and , while their sum was kept constant, to fit as a function of bias and in the -band, and by fitting , and . and , are particularly important when designing amplifiers, oscillators, and dividers at -and -band.
As can be seen from Fig. 21 , even when using HICUM/L2, if NQS effects are ignored, the maximum available gain is overestimated immediately above the stability inflection point, and seriously underestimated above 150 GHz. This poses a rather for- midable challenge to -, -, and -band circuit design using the standard HICUM/L0 model.
IV. TRANSISTOR-LEVEL VERIFICATION
HICUM/L0 model parameters were extracted for HBTs with 120-nm emitter width and different emitter lengths (2, 3.75, 4.5, and 7.5 m). In this section, a comparison of simulated and measured high-frequency characteristics are illustrated for a 120 nm 4.5 m HBT with one emitter stripe, two base, and two collector contacts.
Even when the HICUM/L0 was enhanced with a subcircuit similar to the one in Fig. 1, but without and , it was difficult to compensate for the lack of NQS modeling to simultaneously match , , and from 110 to 325 GHz. However, by moving most of the junction capacitances to the periphery and by optimizing the and splits to compensate for the lack of an internal collector resistance, reasonable agreement could be obtained from dc to 170 GHz. This, however, proved inadequate to model circuits operating at 240 GHz. Instead, the HICUM/L2 model was employed for better device and circuit performance agreement between measurements and simulation. Fig. 22 demonstrates the excellent agreement between the measured and HICUM/L2 simulated characteristics up to the -band, and even up to the -band if global OPEN-SHORT de-embedding is employed to remove the inductance of the wiring stack above the device. Similar agreement can be observed for in Fig. 23 and characteristics in Fig. 24 .
V. VALIDATION ON -AND -BAND CIRCUITS
The single-transistor models, validated on small-signal transistor -parameter measurements up to 325 GHz, were next used to fine-tune geometry-scalable HICUM/L2 and HICUM/L0 models. The latter were employed to confirm the measured performance of linear and nonlinear circuits in the 140-240-GHz range. It is important to note that these benchmark circuits employ different transistor sizes than those measured for parameter extraction.
A. 240-GHz Amplifier
A three-stage cascode amplifier, whose schematic is shown in Fig. 25 , was designed using a preliminary model based on device simulation. To ensure the stability of the cascode stages in the presence of the unavoidable inductance associated with the bias-decoupling capacitor, feedback resistors were connected between the base and the collector of the common base HBTs [11] . All stages are biased at the peak current density of 14 mA/ m for a total power consumption of 34 mW from a 2.5-V supply. The die photograph of the amplifier is reproduced in Fig. 26 .
The input, output, and interstage matching networks were implemented with coupled line impedance transformers [12] since the simple shunt L-series C matching networks in this frequency range would require very small capacitors. The coupled microstrip lines were formed in the top, 3-m-thick copper layer with the bottom three metals shunted together to form the ground plane. The measured loss of a 50-microstrip line, with identical cross section and ground plane to the one used in the coupled lines, varies between 2.5-3 dB/mm from 220 to 270 GHz. A large proportion of the power gain of the cascode is therefore lost on the coupled transmission-line network. In retrospect, as in SiGe HBT -band amplifiers [13] and in recent 300-GHz SiGe HBT signal sources [14] fabricated in the same back-end, matching networks with transformers and inductors may prove less lossy than coupled line matching networks. This aspect needs to be systematically investigated. Fig. 27 compares the measured with the simulated -parameters using the HICUML2 model and the HICUML0 model, which does not capture NQS effects. The inductance of the decoupling capacitor, in the 1-2-pH range, was found to have a significant impact on the simulated power gain. All passive elements, including larger areas of the amplifier layout, were simulated as multiports using the commercial electromagnetic (EM)-field simulator EMX. 1 These results demonstrate the importance of the NQS effects in predicting the gain of the amplifier at frequencies approaching the and of the transistor.
B. 150-GHz VCO and Prescaler
A breakout consisting of a fundamental Colpitts-Clapp VCO and a divide-by-16 prescaler was fabricated as the most critical blocks required in the phase-locked loop (PLL) of future fundamental 150-or 300-GHz harmonic transceivers. Their schematics are shown in Fig. 28 and are similar to those fabricated in an older production technology [1] . The only difference are the varactors in the VCO, which are realized from SiGe HBTs with short-circuited base-emitter junctions. At the input of the prescaler is a dynamic divider followed by three static divider stages, all operating from a nominal supply voltage of 1.5 V. The VCO-prescaler operates from 138 to 148 GHz, limited by the tuning range of the VCO. Its phase noise was measured throughout the band, at the divider output, and was found to vary from 80 to 81 dBc/Hz, at 1-MHz offset when accounting for the divider ratio (24 dB). The output Fig. 29 illustrates the measured and HICUM/L2 simulated tuning characteristics of the standalone VCO at two supply voltages of 1.5 and 2 V, respectively. The agreement is better than 8%. However, for varactor control voltages larger than 3 V, the avalanche breakdown model causes convergence problems. The match between measurements and simulations could be further improved by optimizing the area and periphery junction capacitance parameters and . Note that the measured tuning characteristics are insensitive to the supply voltage, whereas the simulation results show some VCO pulling. Finally, it should be noted that the simulations predicted a decrease of about 2 GHz in the VCO tuning frequency when the VCO was loaded by the divider chain. A larger decrease of about 4 GHz was observed in measurements. Despite these promising results, unsolved problems remain regarding the accuracy of t-line and global OPEN-SHORT de-embedding in the -band, and the ability of the HICUM model, both L0 and L2, in predicting the correct frequency dependence of in the 5-50-GHz range.
VI. CONCLUSION
The HICUM L0 and L2 models were extracted for the first time from -, -, and -band -parameter measurements for a 400-GHz SiGe HBT process. Good agreement between the measured and simulated transistor -and -parameters, , and , in the dc to 170-GHz range was demonstrated for the L0 model. However, when tested on circuits, the L0 model was found to underestimate the gain of a three-stage 240-GHz amplifier and the negative resistance of a 150-GHz VCO. It was only when measurements in the 220-325-GHz range were performed that the limitations of the L0 model in correctly predicting the NQS effects and the characteristics became apparent. In contrast, the HICUM/L2 model, including NQS effects and a more sophisticated distributed small-signal equivalent circuit appears to be adequate for circuit simulation up to 325 GHz. Its accuracy was validated on a 240-GHz threestage cascode amplifier and on a low-power fundamental-frequency 120-mW 150-GHz VCO prescaler. 
